99爱在线视频这里只有精品_窝窝午夜看片成人精品_日韩精品久久久毛片一区二区_亚洲一区二区久久

合肥生活安徽新聞合肥交通合肥房產生活服務合肥教育合肥招聘合肥旅游文化藝術合肥美食合肥地圖合肥社保合肥醫院企業服務合肥法律

EBU6335代寫、Java,c/c++程序語言代做

時間:2024-03-02  來源:合肥網hfw.cc  作者:hfw.cc 我要糾錯



EBU6335 2022/23
Question 1
a) Describe entry in the context of digital system design. Also explain how VHDL is used in the entry
process.
[5 marks]
b) The following is an incomplete VHDL model the so-called Or-And-Invert (OAI) gate (Boolean function Y = (A + B) · C), possibly with some syntax errors.
[8 marks]
entity OAI21 is
port (
A B C: in std_logic
Y: out std_logic
)
end
architecture is
Y = ~(A + B * C)
end architecture
i) Copy, correct and complete the VHDL code.
(5 marks)
ii) Suggest the output of the gate if inputs are A = 0, B = C = 1.
(3 marks)
c) In a signed binary addition S = A + B, it is known that A > 0 and B < 0.
[10 marks]
i) Explain whether there will be a carry in such an addition or not.
(3 marks)
ii) How is signed number represented?
(2 marks)
iii) Suppose the following full adder block FA is given as a component, write the VHDL architecture (no
need to provide the entity) for a 48-bit binary subtractor that takes A and B and gives S. You can
ignore carry in and out for your answer.
entity FA is
port (X, Y, Cin : in std_logic;
S, Cout : out std_logic);
end FA;
(5 marks)
Page 2 of 8
EBU6335 2022/23
Question 2
a) Explain briefly how a D flip-flop can be constructed using D latch(es).
[4 marks]
b) Figure 1 shows a sequential block constructed by a 2-to-1 multiplexer (MUX) and a positive-edge
trigged D flip-flop. This can be used to build a shift register.
[11 marks]
Figure 1: Sequential Block built by a MUX and a Flip-flop
i) If it is given that inverter has an area of 2 units and any 2-input logic gate has an area of 3 units,
estimate the area of the block.
(3 marks)
ii) Design and construct a 4-bit left shift register (i.e. towards MSB) using the block in Figure 1:
input(s): shift in bit X, shift control Shif t (active-high)
output(s): counter outputs Y = (MSB)Y3Y2Y1Y0(LSB)
Illustrate your design using a diagram (with proper annotations)
(5 marks)
iii) Is your design in ii) synchronous? Explain why.
(3 marks)
c) You are asked to design an add-2 synchronous counter that counts in 0, 2, 4,... numerically.
[8 marks]
i) Discuss a general strategy to design a synchronous counter
(4 marks)
ii) Write the VHDL architecture for the required add-2 synchronous counter with an asynchronous reset,
based on the following entity.
Your answer should use NO components.
entity SyncCountBy2 is
port (RST: in std_logic; -- asynchronous reset
CLK: in std_logic; -- clock signal
Q: out std_logic_vector(7 downto 0));
end SyncCountBy2;
(4 marks)
Page 3 of 8
EBU6335 2022/23
Question 3
a) A mealy finite state machine is used to automate a vending machine. The machine dispenses a bottle
of water after ≥ (greater than or equal to) 1 Yuan (=10 Jiao) is deposited. There is a single slot
through which to insert Yuan and Jiao. One cannot insert Yuan and Jiao at the same time. One
cannot insert any other coins or notes. The machine does not issue change. Figure 2 shows the state
transition diagram for the system.
[10 marks]
Figure 2: State transition diagram for a vending machine which dispenses bottles of water
i) State one difference between a synchronous state machine and an asynchronous state machine?
(1 marks)
ii) How many flip-flops in minimum are required to implement this state machine?
(1 marks)
iii) Part of the VHDL code used to implement the state machine is given below. Complete the code.
(8 marks)
entity mealy is
Port ( clk, rst : in STD_LOGIC;
1_Yuan, 5_Jiao : in STD_LOGIC;
dispense_water : out STD_LOGIC);
end mealy;
architecture Behavioral of mealy is
type state is (st0, st1);
signal present_state , next_state: state;
begin
syncronous_process: process (clk)
begin
if rising_edge(clk) then
if (rst = '1') then
present_state <= st0;
else
present_state <= next_state;
end if;
end if;
end process;
next_state_and_output_decoder: process(present_state , din)
begin
dispense_water <= '0';
next_state <= present_state;
case (present_state) is
-- your answers begin here
Page 4 of 8
EBU6335 2022/23
-- ...
-- ...
end case;
end process;
end Behavioral;
b) Consider the incomplete first-in first-out (FIFO) buffer shown in Figure 3. The 4-bit up counter is included to generate full and empty control signals. Prepare the VHDL architecture without any component
for the part circled in red.
[7 marks]
Figure 3: Block diagram for a First-in first-out buffer
c) Consider the DRAM cell, shown in Figure 4.
Figure 4: DRAM cell
The following sequence of events occurs. Explain whether this will lead to a ‘1’ being stored in the
cell. If not please explain what changes/additions are required and why.
[3 marks]
Step 1: The row input is set to 5V to represent the ‘1’ that will be written to the cell.
Step 2: Next the transistor must be turned on by setting the row input to 5V.
Step 3: The voltage on the capacitor will then increase until it reaches 5V.
Step 4: The transistor must remain turned on in order to trap the stored charge.
Page 5 of 8
EBU6335 2022/23
d) Figure 5 shows a number of tristate logic gates connected to a common bus line. Copy the diagram
and add the missing inputs and outputs to the points labelled A, B, C on the diagram.
[3 marks]
Figure 5: Tristate logic circuit
Page 6 of 8
EBU6335 2022/23
Question 4
a) The following algorithm is used to compare two 5-bit binary numbers and count the number of
corresponding bits that differ between them.
[13 marks]
i=0
Number_of_Bits = 5
while (i < Number_of_Bits) {
i=i+1
if (Binary_Number_1(i) =/ Binary_Number_2(i)){
j=j+1
}
}
output = j;
You are given a datapath as shown in Figure 6. The control signals are circled with their respective
bit positions in the control word, e.g. LD for R0 is bit 1 of the control word. RX.0 denotes the bit 0
(LSB) of the value stored in register RX and the shifter shifts value exactly 1 bit to the left (towards
LSB).
Figure 6: A Datapath with 5 registers
i) Based on the datapath shown in Figure 6, express the algorithm in RTL/RTN. You should generate
a done signal when the algorithm finishes.
(7 marks)
ii) Derive the control words (13; 12; ... ; 1; 0) for your algorithm.
(6 marks)
b) Consider the following number 5.37510. Express this number using a 10-bit binary number having
same number of bits for the integer and fractional parts.
[4 marks]
c) We wish to form the following product: 710 ×310. Let M = 710 and Q = 310. Use Booth’s Algorithm
to calculate the result. Show all workings.
[6 marks]
Page 7 of 8
EBU6335 2022/23
Question 5
ASCII code is a character encoding using exactly eight bits. In digital communications for ASCII code,
a start bit S (1→ 0) and a stop bit P (0→ 1) are attached to the beginning and the end of the character bit
stream respectively. For example, character A is encoded and transmitted as S01000001P.
You are now required to build a digital system for communications for 8-bit ASCII code.
Based on your design experience from the course project, discuss your approach in (i) designing an asynchronous ASCII code transmitter and receiver, and (ii) modelling and implementing the system.
[8 marks]
While your answer can be expressed in various formats (e.g. text, flow chart, block diagram) in your own
choice, that should cover BOTH aspects of the system, as explained above.
請加QQ:99515681  郵箱:99515681@qq.com   WX:codehelp 

掃一掃在手機打開當前頁
  • 上一篇:代寫股票指標 代編股票公式
  • 下一篇:COMP9021代做、Python程序語言代寫
  • 無相關信息
    合肥生活資訊

    合肥圖文信息
    急尋熱仿真分析?代做熱仿真服務+熱設計優化
    急尋熱仿真分析?代做熱仿真服務+熱設計優化
    出評 開團工具
    出評 開團工具
    挖掘機濾芯提升發動機性能
    挖掘機濾芯提升發動機性能
    海信羅馬假日洗衣機亮相AWE  復古美學與現代科技完美結合
    海信羅馬假日洗衣機亮相AWE 復古美學與現代
    合肥機場巴士4號線
    合肥機場巴士4號線
    合肥機場巴士3號線
    合肥機場巴士3號線
    合肥機場巴士2號線
    合肥機場巴士2號線
    合肥機場巴士1號線
    合肥機場巴士1號線
  • 短信驗證碼 豆包 幣安下載 AI生圖 目錄網

    關于我們 | 打賞支持 | 廣告服務 | 聯系我們 | 網站地圖 | 免責聲明 | 幫助中心 | 友情鏈接 |

    Copyright © 2025 hfw.cc Inc. All Rights Reserved. 合肥網 版權所有
    ICP備06013414號-3 公安備 42010502001045

    99爱在线视频这里只有精品_窝窝午夜看片成人精品_日韩精品久久久毛片一区二区_亚洲一区二区久久

          久久av一区二区三区| 亚洲精选91| 欧美日韩国产不卡| 亚洲摸下面视频| 亚洲三级免费电影| 黄色一区二区在线| 国产三级欧美三级| 国产精品高潮呻吟久久| 欧美成人国产va精品日本一级| 亚洲欧美日韩电影| 亚洲天堂成人| 亚洲免费观看视频| 亚洲国产欧美不卡在线观看| 国产亚洲一区在线播放| 国产精品igao视频网网址不卡日韩| 美日韩在线观看| 久久久久国产免费免费| 午夜亚洲激情| 亚洲欧美一区二区激情| 亚洲视频日本| 亚洲午夜电影网| 亚洲免费在线视频| 亚洲影视九九影院在线观看| 一本久道久久综合婷婷鲸鱼| 99pao成人国产永久免费视频| 亚洲国产精品成人精品| 精品福利免费观看| 激情欧美日韩一区| 永久免费毛片在线播放不卡| 黄色成人在线| 亚洲激情欧美| 亚洲日本中文字幕| 99这里只有精品| 亚洲一区二区视频在线| 亚洲一区二区视频在线观看| 午夜精品www| 亚洲欧美日韩第一区| 欧美一区三区二区在线观看| 欧美一区二区三区在线观看视频| 香蕉久久久久久久av网站| 久久国内精品自在自线400部| 亚洲免费播放| 亚洲综合社区| 久久天天躁狠狠躁夜夜av| 欧美a级片网站| 欧美日本国产精品| 国产亚洲激情| 91久久久久久久久| 亚洲永久网站| 蜜臀av一级做a爰片久久| 欧美成人免费全部| 国产乱码精品一区二区三区不卡 | 欧美日韩中文在线| 国产精品一区在线观看你懂的| 国产午夜亚洲精品不卡| 在线成人h网| 中文高清一区| 久久久青草青青国产亚洲免观| 久久精品国内一区二区三区| 久久蜜桃香蕉精品一区二区三区| 欧美破处大片在线视频| 国产精品久久久久久久久借妻| 国产一区二区日韩| 一本色道精品久久一区二区三区| 亚洲女优在线| 欧美剧在线观看| 国产精品一二| 一本色道久久综合亚洲精品不卡| 久久国产精品电影| 欧美日韩视频在线一区二区观看视频 | 亚洲人成网在线播放| 亚洲综合国产| 欧美人与性禽动交情品| 国内精品福利| 亚洲一区二区三区精品在线观看| 久久婷婷蜜乳一本欲蜜臀| 欧美三级不卡| 91久久中文| 久久婷婷人人澡人人喊人人爽 | 欧美性开放视频| 亚洲电影有码| 乱中年女人伦av一区二区| 国产精品视频午夜| 一区二区三区精品在线| 欧美高清一区二区| 在线观看日韩欧美| 久久久久欧美| 国产一区二区三区的电影| 亚洲午夜高清视频| 欧美国产日产韩国视频| 一区精品在线播放| 老司机午夜精品视频| 国产精品一区久久久久| 在线视频日韩精品| 欧美日韩成人在线| 亚洲美女黄色片| 久色婷婷小香蕉久久| 精品不卡在线| 美女爽到呻吟久久久久| 永久91嫩草亚洲精品人人| 久久丁香综合五月国产三级网站| 国产精品免费看片| 午夜精品久久久久久久99水蜜桃| 国产精品久久久久一区二区三区| 一区二区欧美日韩| 欧美性做爰猛烈叫床潮| 一区二区av在线| 欧美日韩免费一区| 亚洲视频免费| 国产亚洲欧美色| 欧美一区二区三区久久精品茉莉花| 国产欧美日韩视频一区二区| 久久久久.com| 91久久国产精品91久久性色| 欧美韩国日本一区| 99国产精品一区| 国产视频在线观看一区| 久久亚洲一区二区| 亚洲精品在线看| 国产精品青草久久久久福利99| 欧美有码在线观看视频| 亚洲国产精品久久精品怡红院| 欧美日韩二区三区| 欧美一区二区三区日韩| 1024欧美极品| 国产精品久久久一区二区| 久久国产主播精品| 日韩亚洲欧美成人一区| 国产精品一页| 欧美金8天国| 久久精品久久综合| 一区二区三区回区在观看免费视频| 国产精品亚洲美女av网站| 欧美大片免费| 欧美一区亚洲二区| 9久re热视频在线精品| 国语自产精品视频在线看抢先版结局 | 一区二区三欧美| 国产亚洲一级高清| 欧美日韩第一页| 久久一区欧美| 亚洲欧美日韩国产成人精品影院| 狠狠色丁香久久婷婷综合_中| 欧美日韩一区在线| 免费观看亚洲视频大全| 欧美一区二区三区在线观看视频| 亚洲欧洲精品一区二区三区波多野1战4| 欧美日韩中文字幕综合视频 | 欧美a级一区| 久久成人免费网| 亚洲性夜色噜噜噜7777| 亚洲国产精品热久久| 激情欧美一区二区三区| 国产精品亚洲综合一区在线观看| 欧美精品大片| 蜜臀av性久久久久蜜臀aⅴ四虎| 午夜精品一区二区三区四区| 亚洲无限av看| 亚洲一区观看| 亚洲视频在线观看| 亚洲网站在线| 一区二区三区高清| 99视频日韩| 亚洲最新色图| 夜夜爽av福利精品导航 | 国产精品v欧美精品v日韩精品 | 91久久精品美女高潮| 怡红院精品视频| 极品中文字幕一区| 亚洲高清久久网| 91久久国产综合久久| 亚洲国产精品一区二区久| 亚洲国产精品一区二区www| 亚洲国产精品热久久| 亚洲日韩成人| 一本一本久久a久久精品综合麻豆| 亚洲精品资源| 亚洲小少妇裸体bbw| 亚洲综合首页| 久久疯狂做爰流白浆xx| 久久久久久久尹人综合网亚洲 | 免费欧美高清视频| 欧美岛国在线观看| 欧美日韩一区二区三区高清| 国产精品久久久久国产a级| 国产精品久久久久999| 国产日韩视频一区二区三区| 激情欧美亚洲| 国产精品99久久久久久www| 午夜免费电影一区在线观看| 久久久久女教师免费一区| 欧美成人精精品一区二区频| 欧美日本网站| 国产一区二区三区高清播放| 亚洲国产精品精华液2区45| 日韩午夜免费| 久久se精品一区二区| 免费成人高清在线视频| 欧美视频一二三区| 精品av久久707|