99爱在线视频这里只有精品_窝窝午夜看片成人精品_日韩精品久久久毛片一区二区_亚洲一区二区久久

合肥生活安徽新聞合肥交通合肥房產生活服務合肥教育合肥招聘合肥旅游文化藝術合肥美食合肥地圖合肥社保合肥醫院企業服務合肥法律

EBU6335代寫、Java,c/c++程序語言代做

時間:2024-03-02  來源:合肥網hfw.cc  作者:hfw.cc 我要糾錯



EBU6335 2022/23
Question 1
a) Describe entry in the context of digital system design. Also explain how VHDL is used in the entry
process.
[5 marks]
b) The following is an incomplete VHDL model the so-called Or-And-Invert (OAI) gate (Boolean function Y = (A + B) · C), possibly with some syntax errors.
[8 marks]
entity OAI21 is
port (
A B C: in std_logic
Y: out std_logic
)
end
architecture is
Y = ~(A + B * C)
end architecture
i) Copy, correct and complete the VHDL code.
(5 marks)
ii) Suggest the output of the gate if inputs are A = 0, B = C = 1.
(3 marks)
c) In a signed binary addition S = A + B, it is known that A > 0 and B < 0.
[10 marks]
i) Explain whether there will be a carry in such an addition or not.
(3 marks)
ii) How is signed number represented?
(2 marks)
iii) Suppose the following full adder block FA is given as a component, write the VHDL architecture (no
need to provide the entity) for a 48-bit binary subtractor that takes A and B and gives S. You can
ignore carry in and out for your answer.
entity FA is
port (X, Y, Cin : in std_logic;
S, Cout : out std_logic);
end FA;
(5 marks)
Page 2 of 8
EBU6335 2022/23
Question 2
a) Explain briefly how a D flip-flop can be constructed using D latch(es).
[4 marks]
b) Figure 1 shows a sequential block constructed by a 2-to-1 multiplexer (MUX) and a positive-edge
trigged D flip-flop. This can be used to build a shift register.
[11 marks]
Figure 1: Sequential Block built by a MUX and a Flip-flop
i) If it is given that inverter has an area of 2 units and any 2-input logic gate has an area of 3 units,
estimate the area of the block.
(3 marks)
ii) Design and construct a 4-bit left shift register (i.e. towards MSB) using the block in Figure 1:
input(s): shift in bit X, shift control Shif t (active-high)
output(s): counter outputs Y = (MSB)Y3Y2Y1Y0(LSB)
Illustrate your design using a diagram (with proper annotations)
(5 marks)
iii) Is your design in ii) synchronous? Explain why.
(3 marks)
c) You are asked to design an add-2 synchronous counter that counts in 0, 2, 4,... numerically.
[8 marks]
i) Discuss a general strategy to design a synchronous counter
(4 marks)
ii) Write the VHDL architecture for the required add-2 synchronous counter with an asynchronous reset,
based on the following entity.
Your answer should use NO components.
entity SyncCountBy2 is
port (RST: in std_logic; -- asynchronous reset
CLK: in std_logic; -- clock signal
Q: out std_logic_vector(7 downto 0));
end SyncCountBy2;
(4 marks)
Page 3 of 8
EBU6335 2022/23
Question 3
a) A mealy finite state machine is used to automate a vending machine. The machine dispenses a bottle
of water after ≥ (greater than or equal to) 1 Yuan (=10 Jiao) is deposited. There is a single slot
through which to insert Yuan and Jiao. One cannot insert Yuan and Jiao at the same time. One
cannot insert any other coins or notes. The machine does not issue change. Figure 2 shows the state
transition diagram for the system.
[10 marks]
Figure 2: State transition diagram for a vending machine which dispenses bottles of water
i) State one difference between a synchronous state machine and an asynchronous state machine?
(1 marks)
ii) How many flip-flops in minimum are required to implement this state machine?
(1 marks)
iii) Part of the VHDL code used to implement the state machine is given below. Complete the code.
(8 marks)
entity mealy is
Port ( clk, rst : in STD_LOGIC;
1_Yuan, 5_Jiao : in STD_LOGIC;
dispense_water : out STD_LOGIC);
end mealy;
architecture Behavioral of mealy is
type state is (st0, st1);
signal present_state , next_state: state;
begin
syncronous_process: process (clk)
begin
if rising_edge(clk) then
if (rst = '1') then
present_state <= st0;
else
present_state <= next_state;
end if;
end if;
end process;
next_state_and_output_decoder: process(present_state , din)
begin
dispense_water <= '0';
next_state <= present_state;
case (present_state) is
-- your answers begin here
Page 4 of 8
EBU6335 2022/23
-- ...
-- ...
end case;
end process;
end Behavioral;
b) Consider the incomplete first-in first-out (FIFO) buffer shown in Figure 3. The 4-bit up counter is included to generate full and empty control signals. Prepare the VHDL architecture without any component
for the part circled in red.
[7 marks]
Figure 3: Block diagram for a First-in first-out buffer
c) Consider the DRAM cell, shown in Figure 4.
Figure 4: DRAM cell
The following sequence of events occurs. Explain whether this will lead to a ‘1’ being stored in the
cell. If not please explain what changes/additions are required and why.
[3 marks]
Step 1: The row input is set to 5V to represent the ‘1’ that will be written to the cell.
Step 2: Next the transistor must be turned on by setting the row input to 5V.
Step 3: The voltage on the capacitor will then increase until it reaches 5V.
Step 4: The transistor must remain turned on in order to trap the stored charge.
Page 5 of 8
EBU6335 2022/23
d) Figure 5 shows a number of tristate logic gates connected to a common bus line. Copy the diagram
and add the missing inputs and outputs to the points labelled A, B, C on the diagram.
[3 marks]
Figure 5: Tristate logic circuit
Page 6 of 8
EBU6335 2022/23
Question 4
a) The following algorithm is used to compare two 5-bit binary numbers and count the number of
corresponding bits that differ between them.
[13 marks]
i=0
Number_of_Bits = 5
while (i < Number_of_Bits) {
i=i+1
if (Binary_Number_1(i) =/ Binary_Number_2(i)){
j=j+1
}
}
output = j;
You are given a datapath as shown in Figure 6. The control signals are circled with their respective
bit positions in the control word, e.g. LD for R0 is bit 1 of the control word. RX.0 denotes the bit 0
(LSB) of the value stored in register RX and the shifter shifts value exactly 1 bit to the left (towards
LSB).
Figure 6: A Datapath with 5 registers
i) Based on the datapath shown in Figure 6, express the algorithm in RTL/RTN. You should generate
a done signal when the algorithm finishes.
(7 marks)
ii) Derive the control words (13; 12; ... ; 1; 0) for your algorithm.
(6 marks)
b) Consider the following number 5.37510. Express this number using a 10-bit binary number having
same number of bits for the integer and fractional parts.
[4 marks]
c) We wish to form the following product: 710 ×310. Let M = 710 and Q = 310. Use Booth’s Algorithm
to calculate the result. Show all workings.
[6 marks]
Page 7 of 8
EBU6335 2022/23
Question 5
ASCII code is a character encoding using exactly eight bits. In digital communications for ASCII code,
a start bit S (1→ 0) and a stop bit P (0→ 1) are attached to the beginning and the end of the character bit
stream respectively. For example, character A is encoded and transmitted as S01000001P.
You are now required to build a digital system for communications for 8-bit ASCII code.
Based on your design experience from the course project, discuss your approach in (i) designing an asynchronous ASCII code transmitter and receiver, and (ii) modelling and implementing the system.
[8 marks]
While your answer can be expressed in various formats (e.g. text, flow chart, block diagram) in your own
choice, that should cover BOTH aspects of the system, as explained above.
請加QQ:99515681  郵箱:99515681@qq.com   WX:codehelp 

掃一掃在手機打開當前頁
  • 上一篇:代寫股票指標 代編股票公式
  • 下一篇:COMP9021代做、Python程序語言代寫
  • 無相關信息
    合肥生活資訊

    合肥圖文信息
    急尋熱仿真分析?代做熱仿真服務+熱設計優化
    急尋熱仿真分析?代做熱仿真服務+熱設計優化
    出評 開團工具
    出評 開團工具
    挖掘機濾芯提升發動機性能
    挖掘機濾芯提升發動機性能
    海信羅馬假日洗衣機亮相AWE  復古美學與現代科技完美結合
    海信羅馬假日洗衣機亮相AWE 復古美學與現代
    合肥機場巴士4號線
    合肥機場巴士4號線
    合肥機場巴士3號線
    合肥機場巴士3號線
    合肥機場巴士2號線
    合肥機場巴士2號線
    合肥機場巴士1號線
    合肥機場巴士1號線
  • 短信驗證碼 豆包 幣安下載 AI生圖 目錄網

    關于我們 | 打賞支持 | 廣告服務 | 聯系我們 | 網站地圖 | 免責聲明 | 幫助中心 | 友情鏈接 |

    Copyright © 2025 hfw.cc Inc. All Rights Reserved. 合肥網 版權所有
    ICP備06013414號-3 公安備 42010502001045

    99爱在线视频这里只有精品_窝窝午夜看片成人精品_日韩精品久久久毛片一区二区_亚洲一区二区久久

          久久久久久综合网天天| 久久精品欧美| 国产伦精品一区二区三区高清| 亚洲欧美日韩第一区| 国产一区二区你懂的| 欧美aaaaaaaa牛牛影院| 日韩一区二区免费高清| 国产精品视频yy9099| 久久精品欧美日韩| 99在线热播精品免费99热| 国产精品视频免费在线观看| 久久婷婷久久| 亚洲午夜羞羞片| 精品91免费| 欧美日韩一区二区三区在线 | 美女啪啪无遮挡免费久久网站| 91久久亚洲| 国产精品一区视频| 欧美大片免费观看| 久久成人人人人精品欧| 亚洲精品少妇| 伊人婷婷久久| 欧美日韩日本视频| 久久久久久婷| avtt综合网| 亚洲国产日韩欧美一区二区三区| 国产精品久久久久久久久动漫| 美脚丝袜一区二区三区在线观看| 一本色道久久综合亚洲精品按摩| 激情综合网址| 国产伦精品一区二区三区照片91| 欧美激情视频免费观看| 久久黄金**| 亚洲尤物在线视频观看| 亚洲精品日日夜夜| 亚洲国产一区二区三区高清| 国产自产精品| 国产精品亚洲美女av网站| 欧美精品久久久久久久| 美国十次了思思久久精品导航| 欧美一区二区三区成人| 亚洲一区二区三区中文字幕在线| 亚洲人成在线影院| 亚洲成色精品| 伊人久久亚洲热| 国产日韩欧美日韩大片| 国产精品美女久久福利网站| 欧美精品一区二区蜜臀亚洲 | 久久琪琪电影院| 欧美专区在线| 性色av一区二区怡红| 亚洲午夜免费福利视频| 亚洲私人影院在线观看| 夜色激情一区二区| 亚洲免费大片| 99伊人成综合| 在线亚洲+欧美+日本专区| 99热免费精品在线观看| 一本一本久久a久久精品综合麻豆 一本一本久久a久久精品牛牛影视 | 日韩网站免费观看| 亚洲激情欧美| 亚洲黄色一区| 亚洲伦伦在线| 99精品视频免费全部在线| 亚洲裸体俱乐部裸体舞表演av| 日韩亚洲在线| 亚洲综合电影| 欧美影院午夜播放| 久久不射网站| 久久久久久久高潮| 麻豆精品在线视频| 欧美.www| 欧美日韩大片| 国产精品久久午夜| 国产精品一级久久久| 国产精自产拍久久久久久| 国产亚洲欧美中文| 亚洲国产综合在线| 99在线精品观看| 亚洲综合国产激情另类一区| 欧美在线一二三| 免费成人黄色| 欧美性久久久| 国产最新精品精品你懂的| 国模 一区 二区 三区| 亚洲第一色在线| 一区二区三区四区国产精品| 性视频1819p久久| 蜜桃精品一区二区三区 | 久久精品水蜜桃av综合天堂| 久久亚洲春色中文字幕久久久| 欧美国产视频在线观看| 国产精品国产三级国产普通话蜜臀| 国产精品丝袜xxxxxxx| 激情成人亚洲| 亚洲婷婷国产精品电影人久久| 亚洲一区亚洲| 久久婷婷久久一区二区三区| 欧美日韩精品一区二区三区| 国产欧美一区二区色老头| 亚洲国产裸拍裸体视频在线观看乱了| 一区二区三区国产盗摄| 久久久夜精品| 国产精品xxxxx| 亚洲福利精品| 午夜精品久久久久久久99樱桃| 美腿丝袜亚洲色图| 国产精品视频网| 亚洲精品日产精品乱码不卡| 久久黄色小说| 欧美亚男人的天堂| 亚洲国产视频a| 午夜在线观看免费一区| 欧美美女bb生活片| 永久免费精品影视网站| 午夜精品福利一区二区三区av| 欧美成ee人免费视频| 国产一区二区av| 中文精品在线| 欧美精品一区二区三区在线看午夜 | 国产精品日本欧美一区二区三区| 亚洲高清三级视频| 久久成人18免费网站| 国产精品国产a级| 亚洲区一区二| 麻豆精品在线观看| 国产一区二区三区黄视频| 亚洲永久网站| 国产精品啊啊啊| avtt综合网| 欧美日韩中文字幕日韩欧美| 亚洲国产裸拍裸体视频在线观看乱了| 欧美一区二区免费观在线| 国产精品久久久久久久第一福利| 亚洲精品乱码久久久久| 久久综合九色欧美综合狠狠| 国产主播一区二区三区四区| 香蕉久久夜色精品| 国产精品美女主播| 亚洲一区三区电影在线观看| 欧美四级在线观看| 在线亚洲观看| 国产精品av免费在线观看| 中文有码久久| 国产精品久久久久久久久久妞妞| 99这里只有精品| 欧美色综合网| 亚洲一区二区三区精品在线观看| 欧美视频在线一区| 亚洲午夜在线观看| 国产精品久久久一本精品| 亚洲午夜羞羞片| 国产精品乱码妇女bbbb| 欧美一级二级三级蜜桃| 国产一区二区福利| 久久久亚洲午夜电影| 136国产福利精品导航| 欧美成人一区二区三区片免费| 亚洲日韩欧美视频| 欧美日韩国产欧| 亚洲欧美国产高清| 国产午夜亚洲精品不卡| 久久精品人人做人人综合| 黄色精品一二区| 老色鬼久久亚洲一区二区| 亚洲欧洲三级| 欧美视频国产精品| 亚洲欧美精品suv| 国产主播一区二区| 久久国产综合精品| 亚洲三级网站| 国产精品户外野外| 欧美在线视频一区二区三区| 一区二区视频在线观看| 欧美精品乱码久久久久久按摩| 一本高清dvd不卡在线观看| 国产精品久久影院| 久久久久久久一区二区三区| 亚洲激情综合| 国产精品免费久久久久久| 久久久久久自在自线| 亚洲精品国产品国语在线app| 国产精品福利影院| 久久久777| 一二美女精品欧洲| 国产三级精品三级| 欧美精品1区2区| 午夜在线一区| 亚洲夜间福利| 伊大人香蕉综合8在线视| 欧美二区在线播放| 午夜精品久久久久久久久久久| 国产在线一区二区三区四区| 欧美电影在线免费观看网站| 亚洲午夜精品一区二区三区他趣 | 国产精品jvid在线观看蜜臀| 久久精品欧洲| 亚洲婷婷综合久久一本伊一区| 国产自产女人91一区在线观看| 欧美日韩亚洲免费|